Gigabyte - Mobo Trainning

Digitally signed by dd DN: cn=dd, o=dd, ou=dd, email=dddd@yahoo. com, c=US Date: 2009.12.17 19:02:31 +07'00'

-SLP_S3

F_PANEL -PWRBTSW / PSIN

SPI

DDR400 MEM_SMBDATA MEM_SMBDATA

BIOS -SLP_S3

W83303AG

CPU_VL HT1_VLD D MEM_VLD HT1VDD_E -A CPUVDD_EN N

T X _ P S O N

-IO_PSON

-ACZ_RST PCICLK1 -PPCIRST PCICLK -1394RST PCICLK3 2 -IDERST PCICLK4 -LPCRST 1394CLK -BIOSRST LPC33 LPC24 TPMRST ROMCLK33 SB_PWOK TPMCLK33 CONTROL SIGL AD[0;31] 97CLK14

25MHZ LAD[0;3]

-P S O U T

VCC3 3VDUAL RTCVDD VCC15_DUAL

VCC15 VCC12

M I I _ R S T

A T X

PWOK

VCC

HTMCP_DWNCNTL VCC12_HT -HTMCP_DWNCNTL -HTMCP_DWNCNTL HTMCP_DWNCLK0 VCC12 -HTMCP_DWNCLK0 -HTMCP_DWNCLK0 1P2VPLL_PWR HTMCP_DWN[0;7] -HTMCP_DWN[0;7] 2P5V_PWR HTMCP_UPCNTL -HTMCP_UPCNTL HTMCP_UPCLK0 -HTMCP_UPCLK0 HTMCP_UP[0;7] VCC3 -HTMCP_UP[0;7] -HTMCP_RST -HTMCP_PWRGD MCPOUT_25MHZ MCPOUT_200MHZ -MCPOUT_200MHZ -H -HT_REQ# T _ S T O P #

THERMTRIP_CPU_L

OUT L0_CADOUT_H/L[15;0] L0_CLKOUT_H/L[1;0] L0_CTLOUT_H/L[1;0] L0_CADIN_H/L[15;0]

www.kythuatvitinh.com

VCC12_HT HT_12B VTTDDR 25VSTR VCORE

L0_CLKIN_H/L[1;0] L0_CTLIN_H/L[1;0] HTTSTOP_L CPUCLK0_H/L -CPURST CPU_PWRGD

VDDA25 CPUREF

IN

VGA

PCI_EX16 PCI_EX1

CK8_PWOK

12/17/2009

27 MHz

CTRL SIGL

+ / D C L K [ 1 1 ; 0 ]

H T _ # S T O P

SMBDATA SMBCLK MCP51

2

200 MHz HT

200 MHz HT HT

25 MHz

GA-M55plus-S3G

OTHER PLLS

200 MHz

Introduction

HT

200 MHz HT HT

OTHER PLLS

25 MHz

12/17/2009


3

PCIE_RST#

HT_CPU_PWRGD HT_CPU_RST# HTMCP_PWRGD HTMCP_RST#

PS ON PWOK

SLP_S3# PWRGD PPCIRST#_SLOT1 PPCIRST#_SLOT2 PPCIRST#_SLOT3 PPCIRST#_SLOT4 SB_PWOK IDERST# 1394RST# MII_RST#

12/17/2009

LPCRST_SIO#

LPCRST_FLASH#

ACZ_RST#


4

25.00MHZ 32.768KHZ

5VSB→5VDUAL 3VDUAL

R T C V D D

S5_EN

W83303AD

See page 35 2N7002

ADVANCED ACPI CONTROLLER

3VDUAL R T C R S T

V B A T

SB_PWOK

W83303AD

12/17/2009


5

4

14CPUVDD_EN AM2

5

19

CPU_VLD

MEM_VLD

MCP51

20 21

VDDA

22 -L

S

HT1_VLD

8

L P _ S 3

CIRCUIT

17

P C R S T

3

2

W83303AG 3VDUAL

5 V D U A L

-RSMRST

-P S O U T

6 9 10

HT

-IO_PSON

VREG

CIRCUIT

S5_EN

Circuit

11

-ATX_PSON

1

W83303AG

CK8_PWOK

13 PWOK DDR18V

VCC12_HT 20

VDDA2518

V C O R E _ P W O K

16 24HTMCP_RST# 23HTMCP_PWRGD

DDRVTT VCC12 VCC15 2P5V_PWR

ATX power

C51G

26 25

2P5V_PWR VCC3

PWM

5VSB

12Core Power Planes CPUCLK0_H/L

VCC12 VCC12_HT

FET

-SLP_S5

Power button

-PWRBTSW

FET

S5_EN

IT8716 GB/CX

VDDA

12/17/2009

7

VCC VCC12 VCC

HT1VDD_EN

V D D A 2 5 _ E N

SB_PWOK Circuit

SB_PWOK VCC3 VCC15 VCC15_DUAL

18

V D D A 2 5

FET

-CPURST CPUPWROK

VCORE

VCC12_HT

AM2

VDDA25 DDR18V

DDRVTT

VID

15

VCORE


6

K8 Power Sequence

HT1_VLD

CPU_VLD

MCP51 (S-B)

HT1VDD_EN

CPUVDD_EN

PWM

VCC

VCORE

CPU

VCOR_PWOK

HT1_EN CIRCUIT

FET

TSM104

CIRCUIT

Dual Diode

VCC12_HT

Dual Diode

CPU,C51G

VDDA25

VDDA25_EN CIRCUIT

TSM104

CIRCUIT

CPU 12/17/2009


7

LPC_PD# HT_VLD +12V_HT HTVDD_EN CPU_VLD +V_CPU CPUVDD_EN CPU_CLK LPC_CLK

SUSCLK(32KHz)

PWRGD COREPowerPlanes SLP_S3# MEM_VLD +2.5V_SUS +1.25V_VTT_SUS SLP_S5# PWRGD_SB 25MHz xtal +5V_DUAL +3.3V_DUAL +1.5V_DUAL

12/17/2009

+3.0V_VBAT


8

12/17/2009


9

FET

A T X P O W E R C O N N E C T O R

VCC3

DUAL FET

MCP51

FET

VCC12_HT 1.2.V

DUAL FET

VDDA25 2.5.V

AM2 CPU

DUAL FET

2P5V_PWR

C51G

3.3V VCC

VCC15 1.5V

VCC12

DUAL FET

AM2 CPU

C51G

MCP51 IT6716F

C51G

MCP51 IT8716F

FET

5VDUAL

BIOS

C51G

ALC883

ISL6566 W83303

DDR18V

DDRVTT

5VSB FET

FET

3VDUAL

VCC15_DUAL

W83303 DDR2

PCI

W83320 IEEE1394

W83320G DDR2 MCP51

PCI/G D7523 2

AM2 CPU

W83303AG

PCIE_1 PCIE_16X

W83310DGIEEE1394 LAN/PC

I

5VSB +12V

A T X

+12V

12V

IT8716F W83303AG

3 phase

GD75232

PCIE_16X PCIE_1X

vcore

12/17/2009

BAT 3.3V

+

VBAT

TSM104 SOUND/CQ4 LM358D R

AM2 CPU

RTCVDD

B A T T E R Y

PCI


MCP51

IT8716F

10

VID

HT_CPU_PWRGD

HTMCP_PWRGD

HT_CPU_STOP#

HTMCP_RST#

CPU_VLD CPU_VDD_EN PWRGD

12/17/2009

HT_VLD HT_VDD_EN

SLP_S3#

MEM_VLD

SB_PWOK

SLP_S5#


11

C P U _ C L K

H H T T _ _ C C P P U U _ _ U D P N

H T H _ T C _ P C U P _ U P _ R W S R T G # D

PRSNT# PERST# PE_REFCLK#

C R _ R E F _ C L K

H H T T _ _ M M C C P P _ _ U D P N

H H T T _ M _ M C C P P _ _ P R W S R T # G D

PCIRST#

H T _ R E Q #

H T _ S T O P #

HT_VLD

HT_VDD_EN

CPU_VLD

CPU_VDD_EN

MEM_VLD

SLP_S3#

CK8_PWOK

SLP_S5#

SB_PWOK

LPC_PD#

12/17/2009


12

12/17/2009


13

12/17/2009


14

12/17/2009


15

12/17/2009


16

12/17/2009


17

12/17/2009


18

Gigabyte - Mobo Trainning

Recommend Documents