Different cells used for Low Power Design - Power management Techniques ~ VLSI Basics And Interview Questions
VLSI Basics And Interview Questions This Blog is created for Basic VLSI Interview Interview Questi Questions. ons. This content is purely VLSI Basic Basics. s.
�
�
�
�
�
Different Differ ent cells used for Low Power Design - Power management Techniques
Level Shifters, Isolation Cells, Retention Registers, Power Switches, Always on Cells
Level Shifters: Level Shifters are used in multi voltage design in which more than one voltage supply used. Consider In your design two voltage domains are there. One voltage domain V1 has 1.2V power supply another domain V2 has 1V power supply. Signal has to cro crosss f rom one domain to another domain while in functional mode. Now assume signal crossing from Low voltage domain V2 to Hi High gh Get this
Different cells used for Low Power Design - Power management Techniques ~ VLSI Basics And Interview Questions
voltage domain V1, It's logic is interpreted wrongly at V1. To prevent this level shifters are inserted between the different voltage domains for the signals which cross from low voltage domain to High voltage domain and from High voltage domain to low voltage domains. The main functionality of the level shifters is to shift the voltage one voltage to another voltage level depending upon the the signal crossing different voltage domains.
Isolation Cells: Isolation cells are used between the domains. Consider there are two domains are in your design i.e,. D1 and D2. The domain D1 is power shut down mode and other domain D2 is in active mode. Since Domain D1 is power down mode it can propagate invalid logic to domain D2. To prevent this, Isolation cells are inserted between the domains to clamp a known value at its output, While domain D1 is shut down mode. Isolation cells should be placed in always on domain to serve it's functionality (clamp the known value to the other domain)
Power Switches: Power switches are used in power gating technique. As we already discussed in previous post, Power gating is used to reduce the static (Leakage) power in the design. Power gating is performed by shutting down the power for portion of design. Power switches are used to turn off the portions of design which are inactive at a point of time to reduce leakage power.
Different cells used for Low Power Design - Power management Techniques ~ VLSI Basics And Interview Questions
Retention Registers: Retention Registers are used to store register states before power down mode. These values will be restored when power is up. So retention cells should be always on to serve the purpose. As these are always on, It can consume power even power down mode.
Always On cells: These cells are special cells which should be always on to their purpose. +1 Recommend this on Google
� 11:03 � KHADAR BASHA � NO COMMENTS Related Posts: VLSI Companies (Product Based) in India
VLSI Companies in India 1. Intel (Intel Technology India Pvt Ltd) Bangalore, Karnataka, India no. 83, Bangalore, Karnataka, India
136 Airport Road,
Unit 03, No 65/2 Bagmane Tech, Byrasandra in Ward
4 Floor, … Read More
Static Timing Analysis (STA) Overview
Timing Analysis: Timing Analysis is a method of validating the timing performance of a design. i.e. How fast the design is going to operate. Timing Analysis can be done in 2 ways 1. Static Timing Analysis (STA) 2. Dynam… Read More IR Drop Analysis Interview Questions
IR Drop Analysis Interview Questions 1. What is IR Drop Analysis? A. The power
Different cells used for Low Power Design - Power management Techniques ~ VLSI Basics And Interview Questions
the
design. These metal layers have finite … Read More IR Drop Analysis using Redhawk - Overview
IR Drop Analysis using Redhawk: Redhawk performs several types of power analysis on a circuit. Static Voltage (IR) drop with average cycle currents Dynamic Voltage drop with worst-case switching currents Electromigration … Read More Physical Design Flow – Practical Approach with IC Compiler (Synopsys)
Physical Design Flow – Practical Approach with IC Compiler (Synopsys) The gene ral ICC flow is as shown in figure 1. The first step in ICC Flow is Data Setup. In this step, we create “Container” which is known as “Design … Read More
Home
← Newer Post
Internet Ma rketer
Function
W r int ig a businessplan
0 comments:
Post a Comment
Web Design ers
PerformanceMa an eg em tn
Widgets
D wo l nao odp e n office
Desi gn By
Older Post →
Feed
Or Library
Different cells used for Low Power Design - Power management Techniques ~ VLSI Basics And Interview Questions
Comment as:
Publish
Preview
Notify me
Popular Posts Static Timing Analysis (STA) Interview Questions Static Timing Analysis Interview Questions Static Timing Analysis plays major role in physical design(PD) flow. It checks the design... IR Drop Analysis What is IR Drop Analysis? How it effects the timing? The power supply in the chip is distributed uniformly through metal layers (Vdd a... Physical Design (PD) Interview Questions - Floorplanning 1. What is floorplaning?
A. Floor planing is the process of placing Blocks/Macros in the chip/core
area, thereby determining ... Clock Tree Synthesis (CTS) - Overview Clock Tree Synthesis Clock Tree Synthesis (CTS) is the process of inserting buffers/inverters along the clock paths of the ASIC design to... Low Power Design Power Planning: Power is limiting factor affection performance and features in most important products. When you decided to buy a mobile,... IR Drop Analysis Interview Questions IR Drop Analysis Interview Questions 1. What is IR Drop Analysis? A. The power supply in the chip is distributed uniformly through met... Static Timing Analysis (STA) Overview
Different cells used for Low Power Design - Power management Techniques ~ VLSI Basics And Interview Questions
Timing Analysis: Timing Analysis is a method of validating the timing performance of a design. i.e. How fast the design is going to oper... Physical Design Flow Physical Design Flow: The design flow of the physical implementation is mentioned above in the figure. The physical design stag... Basic Terminology in Physical Design Design: A circuit that performs one or more logical functions. Cell: An instance of a design or library primitive within a design. P... Power Planning - Power Network Synthesis (PNS) Power Planning - Power Network Synthesis (PNS) In ICC Design Planning flow, Power Network Synthesis creates macro power rings, creates th...
Blog Archive ▼
2014 (5) ►
April (2)
►
March (1)
▼
February (2) Different cells used for Low Power Design - Power ... Physical Design Flow – Practical Approach with IC ...
►
2013 (21)
Recent Posts
Different cells used for Low Power Design - Power management Techniques ~ VLSI Basics And Interview Questions
Definition List
Text Widget
Pages Home Site Index - Content VLSI Interview Questions VLSI Video Tutorials VLSI Books About Us - Contact Us
Total Pageviews
42631
Different cells used for Low Power Design - Power management Techniques ~ VLSI Basics And Interview Questions
Copyright @ VLSI Basics Team . Powered by Blogger .
Physical Design Tutorials
Follow by Email Submit
Contributors vlsi.projectguru khadar basha VLSI Basics Team
+1
Different cells used for Low Power Design - Power management Techniques ~ VLSI Basics And Interview Questions +1 Recommend this on Google
Follow us on Twitter Now Follow @VLSIBasics
4 followers
Search This Blog Search
Infolinks Text Ads
Subscribe To Posts
Different cells used for Low Power Design - Power management Techniques ~ VLSI Basics And Interview Questions
Comments
COPYRIGHT © 20142014 VLSI BASICS AND INTERVIEW QUESTIONS | POWERED BY BLOGGER DESIGN BY AUTOMATTIC | BLOGGER THEME BY NEWBLOGGERTHEMES.COM
