Half Adder Vhdl Code Using Dataflow Modeling

INFOOP2R.WIX.COM/OP2R

HALF ADDER VHDL CODE USING DATA FLOW MODELING

Library declaration library IEEE; use IEEE.STD_LOGIC_1164.ALL; --------------------------------------------

entity half_adder is Port ( a, b: in STD_LOGIC; sum ,carry: out STD_LOGIC); end half_adder; --------------------------------------------architecture Behavioral of HA_STR is begin ---------------------------------------------sum<= a xor b; carry<= a and b; ---------------------------------------------and Behavioral;

RTL VIEW:-

INFOOP2R.WIX.COM/OP2R

Std_logic_1164. package for std_logic (predefined data types).

Entity declaration…. a, b: - input port bits (bits to be added) Sum, carry: - output port bits

 

OUT PUT WAVEFORMS:-

Concurrent statement of half adder circuit. These are the circuit expressions which are formed by k-map or Boolean function.