5
4
3
2
eloy-motherboards.blogspot.com D
C
B
PAGE 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54
TITLE COVER PAGE BLOCK DIAGRAM CP U (P CI CI E/ E/ DM DM I) I) CPU (DDI/EDP) CPU_(DDR) CPU (SVID/CFG/JTAG/CLK) CPU (VCORE/VCCGT) CPU (CCSA/VCCIO/VDDQ/RSVD) CPU (VSS) CPU (Power CAP) CPU (Power Cap2) DDR (DDR4-CHA) DDR (DDR4-CHB) DDR (RSVD) (DDR4-CHA1) PCH (SPI/UART/I2C) PCH (DMI/PCI-E/USB)DDI GP PCH (PCI-E/SATA) PCH (CLOCK/CL) PCH (USB/ESPI) PCH(GPIO/CPU/SMBUS/IHDA/JTAG) PCH (POWER1) PCH (POWER2)_PCH Strap PCH Power CAP ECIO (ITE8732F_CX (ITE8732F_CX) ) Flash&RTC INT IO (Thermal/FAN) AUDIO (RSVD) (RSVD) (ALC286) Audio (RSVD) (RSVD) (AMP) Audio (RSVD HP/SPK/MICJ HP/SPK/MICJack) ack) Audio (RSVD) (RSVD) LAN (RTL8111GA) RJ45&Transformer_(R) Card reader_(R) USB3 Redriver(PI3 Redriver(PI3EQX1012C) EQX1012C) USB (RSVD) USB (USB Power Switch) USB (HEADER CAM/TOUCH) USB (USB30 PORT) Sequence (RSVD) Sequence (Power Plane EN) Sequence (Power5V&3.3 (Power5V&3.3V) V) INT IO (RSVD) INT IO (DCIN JACK) Power (OZ554 LED Converter) Power (5V/3D3V RT6575D) Power (NCP81203_CPUCORE1/1) Power (NCP1151_CPUCORE1/2) Power (NCP81151_CPUVGT1/3) Power (NCP1589A_DCDC12V) Power (RT8231A_VDDQ/VTT) Power (RT8237C_PCH1P0V) Power (RT8237C_VCC_SA) Power (RT8237C_VCC_IO) Power (LDO_1P5V_2P5V)
Quantity
PAGE 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107
TITLE LVDS Connector HDMI IN HDMI OUT DVI/CRT_(R) Display switch__(R) HDD/ODD Mini PCIE Card Card TV Tuner_(R) Tuner_(R) WLAN and BT--NGFF BT--NGFF SSD-NGFF PWR BT/Side Key/LED Stand off&EMI Cap&DUMMY BOM IO Board COM_(R) Debug LPT_(R) G sensor_(R) Thunderbolt_(R) Thunderbolt_(R) Thunderbolt_(R) Thunderbolt_(R) Thunderbolt_(R) GPU (1/5): PEG GPU (2/5): DIGITALOUT GPU (3/5): VRAM I/F GPU (4/5): GPIO/STRAP GPU (5/5): PWR/GND VRAM1 (1/2) VRAM2 (3/4) VRAM3 (5/6) VRAM4 (7/8) GPU CORE_NVVDD(RT8812AGQW) DISCRETE VGA POWER GPU Switch_(R) GPU Switch_(R) GPU others_(R) NFC_(R) TPM_(R) PS2_(R) Express Card_(R) Smart Card_(R) Scalar-RTD2506S Scalar Power Inter LAN_(R) LAN Switch_(R) XDP&ITP Table of Content GPIO table POWER SEQUENCE Power Block Diagram SMBUS table CLOCK MAP RESET Flow CHART Change History
Quantity
1
Model: AIO, AIO, Petra238i Petra238i SCH Ver: 1A PCB Ver:1A PCB NumSAber:17567 PCB P/N: 3PD0BD010001
D
PCB BOARD SIZE 6 Layers 237mmX182mm BOM Configuration Unmount : (R_) GPU:(G_) (N17S_) (N16S_) NonGPU : (U_) Hynix VRAM:(H_) MICRON VRAM:(M_) CPU 62 :(S62_) NONS62:(NONS62_) Modern Standby : (MS_) (NONMS_) Modern Standby Test: (MST_) C
B
A
A
WistronIncorporated 21F, 88, Sec.1,HsinTai Wu Rd Hsichih, TaipeiHsien
5
4
3
2
1
PCB LAYER
Petra238i Block Diagram (GPU) SO-DIMM 260P Slot 1
DDR4, 2400MHz Channel Channel A
VRAM-GDDR5 2GB
D
Intel CPU CPU Coffee S-LINE 35W CPU LGA 1151 pin (42.5mm x 42.5mm )
GDDR5 3000MHz
DDR4 2400 MT/s
PI5USB30213
PCIe x 4(Gen3_8Gb/s)
Scalar IC RTD2506S
INPUTS
Scalar IIS IIS Switch
Codec IIS
IIS
r e k a e MUX p S
Amp
INPUTS
REDRIVER PI3EQX1004
USB3.0*1(USB3 port 2) USB2*1(USB2 port 2)
CANON LAKE PCH-H [B360] FCBGA 874P 24mm*25mm
USB3.0*1(USB3 port 3) USB2*1(USB2 port 3)
USB2.0 X 1(USB2 Port9)
USB2.0 X 1(USB2 Port 7)
SATA3.0 ports (6)
B
PCIE ports (8)
CAM1 (HD) CAM2 (HD)
MDI x 1
LPC I/F
USB2.0 X 1(USB2 Port 8)
Combo Jack
PCIE X 1(PCIe Port 7),USB2 x 1(USB2 Port 6)
SPI
LPC debug port
LPC Bus
SD CONN
BH611FJ1LN
RT8237C
Temp Ctrl
DC/DC
INPUTS INPUTS
OUTPUT OUTPUTS S 1D0V_S5
DC/DC
APL5930KA OSD Button
MDI x 1
INPUTS INPUTS
OUTPUT OUTPUTS S
3D3V_S0
1D5V_S0
2D5V
DC/DC
RT8812AGQW
RJ45 CONN
M.2 CONN Wireless Lan &Bluetooth
INPUTS INPUTS
OUTPUT OUTPUTS S
PWR_3D3V
2D5V_VPP
B
1D35V_VGA DC/DC RT8237C
INPUTS INPUTS
OUTPUT OUTPUTS S
DCBATOUT
1D35V_VGA
1D05V_VGA DC/DC RT8237C
M.2 CONN SSD
INPUTS INPUTS VDDQ
MUX SEL
SATA X 2(SATA Port0,1)
SIO ITE8732
VDDQ 0D6V_VREF_S0
DCBATOUT
1D5V
RF CONN
PCIE X 2(PCIe Port 21,22)
SATA 3.0 X 2
C
OUTPUTS
DCBATOUT
PCIE X 2(PCIe Port 23,24)
Flash ROM 8MB
12V_S0
INPUTS
USB2.0 X 1(USB2 Port 10)
Bottom I/O BD (P.66)
A
RTL8111GA
TRANSFORMER
OUTPUTS
DCBATOUT
RT8231A
26
PCIE X 1 (PCIe Port 5)
INPUTS
1D0V
F F C C o n n e c t o r
PCIE x1 (PCIe Port 6)
DC/DC
MEM/MEM VTT DC/ DC
ETHERNET (10/100/1000Mb) (10/100/1000Mb) High Definition Audio
Touch CONN
SY8246A
SEL
AZALIA
VCC_IO
12V
Bottom I/O BD (P.66) (P.66)
USB 3.0(6) / USB 2.0(12)
USB3.0*1(USB3 port 4)+USB2*1(USB2 port 4)
OUTPUTS
DCBATOUT
HP_OUT_R, L
Intel PCH
DC/DC
RT8237C
LCD CONN
USB2.0*1(USB2 Port1)
Rear I/O USB CONN * 1
OUTPUTS VCC_SA
VCCIO
LVDS
D
DC/DC
RT8237C
USB3.0*1(USB3 port 1)
Rear I/O USB CONN * 1
OUTP OUTPUT UTS S VCC_CORE GFX_CORE
VCCSA
HDMI OUT DDIB
HDMI
eDP
DC/DC
INPU INPUTS TS DCBATOUT
MIC1-R, L
Rear I/O USB3.0 CONN*1
5V_AUX_S5 3D3V_AUX_S5 5V_Charger 3D3V_A
CPU/GT
HDMI IN
ALC286
USB3.0 TYPE C CONN* 1
OUTPUTS
DCBATOUT
NCP81203
DDR4 2400 MT/s
HDMI/DVI level shifter IC
DDI
RT6575D
INPUTS
DCBATOUT
DMIGen3 x4 8GT/S C
L5:VCC L6:Bottom
SO-DIMM 260P Slot 2
DDR4, 2400MHz Channel Channel B
PS8201A
nVidia (N17S-G1-A1) 25W(DIS) MX150 MX15 0 co-lay MX1 MX130 30
L1:Top L2:GND L3:Signal L4:Signal
5V/3D3V DC/DC
SATA 3.0 X 1(SATA Port2)
SATA 3.0 X 1(SATA Port3)
F F C C o n n e c t o r
OUTPUT OUTPUTS S +V_1P05_VGA
HDD CONN (SATA3_6Gb/s)
ODD CONN (SATA2_3Gb/s)
A
Design> Bottom I/O BD
WistronIncorporated 21F, 88, Sec.1,Hsin Tai Wu Rd
For Internal connect
Hsichih, Taipei Hsien Title
BLOCK DIAGRAM
5
4
3
2
1
76 PEG_RXP3 76 PEG_RXN3 76 PEG_RXP2 76 PEG_RXN2 76 PEG_RXP1 76 PEG_RXN1
D
3 OF 12
CPU1C
76 PEG_RXP0 76 PEG_RXN0
Lake-S
B8 B7
76 PEG_C_TXP3 76 PEG_C_TXN3
PEG_RXP_0 PEG_RXN_0
PEG_TXP_0 PEG_TXN_0
76 PEG_C_TXP2 76 PEG_C_TXN2
C7 C6 PEG_RXP_1 PEG_RXN_1
PEG_TXP_1 PEG_TXN_1
76 PEG_C_TXP1 76 PEG_C_TXN1
D6 D5 PEG_RXP_2 PEG_RXN_2
PEG_TXP_2 PEG_TXN_2
E5 E4
76 PEG_C_TXP0 76 PEG_C_TXN0
DMI 16 DMI_IT_MR_DP[0..3]
PEG_RXP_3 PEG_RXN_3
PEG_TXP_3 PEG_TXN_3
F6 F5 PEG_RXP_4 PEG_RXN_4
PEG_TXP_4 PEG_TXN_4
G5 G4
16 DMI_IT_MR_DN[0..3]
H6 H5
16 DMI_MT_IR_DP[0..3] 16 DMI_MT_IR_DN[0..3]
J5 J4 K6 K5 C
L5 L4
PEG_RXP_5 PEG_RXN_5
PEG_TXP_5 PEG_TXN_5
PEG_RXP_6 PEG_RXN_6
PEG_TXP_6 PEG_TXN_6
PEG_RXP_7 PEG_RXN_7
PEG_TXP_7 PEG_TXN_7
PEG_RXP_8 PEG_RXN_8
PEG_TXP_8 PEG_TXN_8
PEG_RXP_9 PEG_RXN_9
PEG_TXP_9 PEG_TXN_9
M6 M5 PEG_RXP_10 PEG_RXN_10 N5 N4 PEG_RXP_11 PEG_RXN_11 PEG_RXP3 PEG _RXN3
P6 P5
VCC_IO
PEG_RXP2 PEG_RXN2
R5 R4
1 R302
PEG_RXP1 PEG_RXN1
T6 T5
PEG_RXP0 PEG_RXN0
U5 U4
PEG_RCOMP_CPU
L7
224D9R2F-L-GP
PEG_TXP_10 PEG_TXN_10 PEG_TXP_11 PEG_TXN_11
PEG_RXP_12 PEG_RXN_12
PEG_TXP_12 PEG_TXN_12
PEG_RXP_13 PEG_RXN_13
PEG_TXP_13 PEG_TXN_13
PEG_RXP_14 PEG_RXN_14
PEG_TXP_14 PEG_TXN_14
PEG_RXP_15 PEG_RXN_15
PEG_TXP_15 PEG_TXN_15
A5 A6
D
B4 B5 C3 C4 D2 D3 E1 E2 F2 F3 G1 G2 H2 H3 J1 J2 C
K2 K3 L1 L2 M2 M3 N1 N2
PEG_TXP3 PEG_TXN3
C 30 30 1 C 30 30 2
2 (G_)1 (G_)1 S CD CD 22 22 U1 U1 0V 0V 2K 2K XX- 1G 1G P 2 (G_) 1 SC (G_)1 CD D 22 22 U1 U1 0V 0V 2K 2K XX- 1G 1G P
PEG_C_TXP3 PEG_C_TXN3
P2 P3
PEG_TXP2 PEG_TXN2
C 30 30 3 C 30 30 4
2 (G_) 1 S CD G_)1 CD 22 22 U1 U1 0V 0V 2K 2K XX- 1G 1G P 2 (G_)1 G_)1 S C CD D 22 22 U1 U1 0V 0V 2K 2K XX- 1G 1G P
PEG_C_TXP2 PEG_C_TXN2
R2 R1
PEG_TXP1 PEG_TXN1
C 30 30 5 C 30 30 6
2 (G_) 1 S CD G_)1 CD 22 22 U1 U1 0V 0V 2K 2K XX- 1G 1G P 2 (G_)1 G_)1 S C CD D 22 22 U1 U1 0V 0V 2K 2K XX- 1G 1G P
PEG_C_TXP1 PEG_C_TXN1
T2 T3
PEG_TXP0 PEG_TXN0
C 30 30 8 C 30 30 7
2 (G_)1 (G_)1 S CD CD 22 22 U1 U1 0V 0V 2K 2K XX- 1G 1G P 2 (G_) 1 SC G_)1 CD D 22 22 U1 U1 0V 0V 2K 2K XX- 1G 1G P
PEG_C_TXP0 PEG_C_TXN0
PEG_RCOMP
B
B
DMI_IT_MR_DP0 DMI_IT_MR_DN0
Y3 Y4 DMI_RXP_0 DMI_RXN_0
DMI_TXP_0 DMI_TXN_0
DMI_IT_MR_DP1 DMI_IT_MR_DN1
AA4 AA5 DMI_RXP_1 DMI_RXN_1
DMI_TXP_1 DMI_TXN_1
DMI_IT_MR_DP2 DMI_IT_MR_DN2
AB4 AB3
DMI_RXP_2 DMI_RXN_2
DMI_TXP_2 DMI_TXN_2
DMI_IT_MR_DP3 DMI_IT_MR_DN3
AC4 AC5 DMI_RXP_3 DMI_RXN_3
DMI_TXP_3 DMI_TXN_3
AC2 AC1
DMI_MT_IR_DP0 DMI_MT_IR_DN0
AD3 AD2
DMI_MT_IR_DP1 DMI _MT_IR_DN1 _MT_IR_DN1
AE2 AE1
DMI_MT_IR_DP2 DMI_MT_IR_DN2
AF2 AF3
DMI_MT_IR_DP3 DMI_MT_IR_DN3
SKYLAKE-1,SKL-S,LAKE-S
reverse at PCH side
A
A
Wistron Incorporated 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien Title
CPU(PCIE/DMI) Si
D
tN
b
R
5
4
3
2
1
D
D
4 OF 12
CPU1D 57 57 57 57 57 57 57 57
C
DDPC_DATA2 DDPC_DATA2# DDPC_DATA1 DDPC_DATA1# DDPC_DATA0 DDPC_DATA0# DDPC_CLK DDPC_CLK#
4,95 eDP_AUX_CPU_P 4,95 eDP_AUX_CPU_N 95 eDP_TX_CPU_N0 95 eDP_TX_CPU_P0 95 eDP_TX_CPU_N1 95 eDP_TX_CPU_P1 95 eDP_TX_CPU_N2 95 eDP_TX_CPU_P2 95 eDP_TX_CPU_N3 95 eDP_TX_CPU_P3
20 AUD_AZACPU_SCLK 20 AUD_AZACPU_SDO_R 20 AUD_AZACPU_CPU_SDI
4,95 eDP_AUX_CPU_N 4,95 eDP_AUX_CPU_P B
DDPC_DATA2 DDPC_DATA2# DDPC_DATA1 DDPC_DATA1# DDPC_DATA0 DDPC_DATA0# DDPC_CLK DDPC_CLK#
C21 D21 DDI1_TXP_0 D22 DDI1_TXN_0 E22 DDI1_TXP_1 B23 DDI1_TXN_1 A23 DDI1_TXP_2 C23 DDI1_TXN_2 D23 DDI1_TXP_3 DDI1_TXN_3 B13 C13
Lake-S
EDP_TXP_0 EDP_TXN_0 EDP_TXP_1 EDP_TXN_1 EDP_TXN_2 EDP_TXP_2 EDP_TXN_3 EDP_TXP_3
DDI1_AUXP DDI1_AUXN
EDP_AUXP EDP_AUXN
B18 A18 DDI2_TXP_0 D18 DDI2_TXN_0 E18 DDI2_TXP_1 C19 DDI2_TXN_1 D19 DDI2_TXP_2 D20 DDI2_TXN_2 E20 DDI2_TXP_3 DDI2_TXN_3 A12 B12 B14 A14 C15 B15 B16 A16 C17 B17 B11 C11
E10 D10 D9 C9 H10 G10 G9 F9
eDP_TX_CPU_P0 eDP_TX_CPU_N0 eDP_TX_CPU_P1 eDP_TX_CPU_N1 eDP_TX_CPU_P2 eDP_TX_CPU_N2 eDP_TX_CPU_P3 eDP_TX_CPU_N3
D12 E12
eDP_AUX_CPU_P eDP_AUX_CPU_N
VCC_IO
1 R401 TP401
EDP_DISP_UTIL DISP_RCOMP
D14
DISP_UTIL_CPU 1 TPAD28-2-GP
M9
eDP_RCOMP_CPU
V3 V2 U1
AUD_AZACPU_SCLK AUD_AZACPU_SDO_R AUD_AZACPU_CPU_SDI
C
224D9R2F-L-GP
DDI2_AUXP DDI2_AUXN
DDI3_TXP_0 DDI3_TXN_0 DDI3_TXP_1 DDI3_TXN_1 DDI3_TXP_2 DDI3_TXN_2 DDI3_TXP_3 DDI3_TXN_3 DDI3_AUXP DDI3_AUXN
PROC_AUDIO_CLK PROC_AUDIO_SDI PROC_AUDIO_SDO
B
SKYLAKE-1,SKL-S,LAKE-S
Wistron Incorporated 21F, 88, Sec.1,Hsin Tai Wu Rd A
A
Hsichih, Taipei Hsien Title
CPU (DDI/EDP) Size
Document Number
Rev 1A
